We have designed and tested a 64 channel amplifier-comparator integrated circuit on the Maxim SHPi bipolar process. The low power design, 840 pW/channel, is intended for use as a front-end with high clock rate silicon strip detector systems.
I. INTRODUCTION
Silicon strip detectors used as vertex detectors in high rate colliders are well suited for integration w i t h multichannel integrated circuit amplifiers []] . Inclusion on the IC of a single precision comparator with a digital output provides a low power and low cost frontend analog system, yet provides capability to measure system characteristics such as noise, crosstalk and efficiency.
We developed the LBIC IC as a prototype amplifier-comparator for the SSC silicon tracker, so it has direct applicability for binary readout of the trackers proposed at LHC. In this paper, we will review the general specifications of the frontend system, then describe the circuit details, and discuss chip test results, which will include effects of proton irradiation on the LBIC.
SPECIFICATION
Amplifier peaking time: The channel digital output needs to be assigned to the correct collider bunch crossing, which occurred every 16 ns in the SSC. We selected a 20 ns peaking time. For the LHC, which has beam crossings of 25 ns, a time walk requirement of 20 ns is a good match for the LBIC shaping.
Chip power use: Power use for this chip was specified to be below lmW/channel, with any further reduction being useful.
Noise: We must optimize amplifier noise contributions, as well as the other noise sources, to keep the particle detection efficiency high.
Precision: An acceptable variation in false hit rate is found with an equivalent channel variation of one-third the noise, or equivalent threshold sigma of 0.08 fC of input signal.
System pickup: The frontend system needs all the isolation from the digital readout that we can provide.
Radiation Resistance: SSC and LHC specified good performance for a fluence of at least 2 * 1014 protons/cm2. Cost and mass: Precision needs to be attained without adding the expense of laser trimming or special selection procedures. Minimizing chip area will minimize cost if yields can be kept high.
DESIGN
We chose Maxim's SHPi process, which has 8 Ghz ft npns with a minimum emitter size of 1.3 * 3.6 pm [2] . The very low npn collector capacitance enabled us to set quiescent biases as low as 2.7 pA with correct design bandwidth, and the very small emitter volume dem on s trates sufficient radiation res i stance.
SHPi allows very low currents, has sufficient precision, and possesses workable radiation resistance. Figure 1 shows the five LBIC circuit stages of preamp, tracking amplifier, AC coupling, and comparator with open collector output.
The tracking amplifier boosts the dynamic signal before the AC coupling, so that we minimize the threshold errors contributed by later stage DC variations. Gain is 180 mV/fC at the comparator input, determined by precision design concern. Analog signal shape, Figure 2 , is semigaussian for fast return to the baseline, best for double pulse resolution.
Three analog probe points are provided on even numbered channels, P R I -PR3. The primary supplies are V3.5 and ground. Ground is supplied to 3 independent buses for stage isolation. The other chip supplies are the differential threshold, VT1 and VT2, and V7. VFRONT global bus provides current sink bias at 3.3 pA per minimum transistor unit.
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In the preamp, J1 is an active current source, whose gate is controlled by a global voltage bus, VJl. 
IV. MEASUREMENTS
We measured the LBIC performance using a 64 channel input CMOS digital chip, the CDP 131. The CMOS chip provides the digital reference ground, GNDOUT in Figure 3 compared with a programmable threshold, typically 40 8 of full signal. We prototyped this LBIC only for p-strip signals, although it works with n-strips with a reversal of output levels.
We mounted four Hamamatsu double-sided detectors on a pc board and bonded 128 channels on each face to a total of 16 LBIC chips.
We then developed a complete calibration and readout system at 40 Mhz clock rate and tested this system in a beam test in June, 1994 at KEK. All measurements were done using this system. For channels bonded to a detector, digital clock pickup at 40 Mhz is small. For channels that are unloaded, clock pickup can skew gain measurements, and we had to take some care.
We measured the response of a channel to a constant input charge by varying the threshold settings.
At each threshold, we record the comparator hit percentage and create a plot as i n Figure 6 . The noise sigma is estimated by fitting a gaussian error function to the curve, since the noise has a white spectrum. Figure 7 shows the total response of the amplifier-comparator on a channel with no load, along with the derived output noise over a range of input charge. To determine gain and comparator offset from the response curve, we fit a cubic.
Input noise does not actually decrease with gain as the output noise might indicate. Figure 8 shows the derivative of the response, the small signal gain.
The circuit amplifies a noise impulse by this small signal gain, since noise is usually a small impulse riding on the hump of the calibration signal. Figure 8 indicates that noise is a constant ratio to small signal gain. Using the 1 fC total gain, not the small signal gain, this unloaded channel shows 632 e-noise sigma. Gain at 1fC is typically 166 mV/fC. Figure 9 shows noise versus capacitive load, which is a chip capacitor bonded to the input and the printed circuit board ground. Noise, at a 120 JLA front transistor bias, is 580 e-+ (32 e-)/(pF), which is very close to si m u 1 at i on s.
We compare channel to channel matching of input response within a chip for 3 chips. Figure 10 shows a sigma of 5 m V at 1 fC input, or 3 %I variance of 1 fC gain. This includes calibration capacitor variation, channel gain variation, comparator offset differences, and any difference in digital pickup across the chip. From this measurement, we conclude that the global voltage sourcing technique works well.
irradiated with 5* l o L 3 protons/(cm) . Figure 11 indicates that the channel matching for 59 channels on one chip remained very good, o = 5.2 mV.
Five channels had their comparator function shift in an unexpected way due to erratic lateral pnp deterioration. Figure 12 indicates average input response for 4 chips: the 3 unirradiated from Figure 10 , and the one irradiated from Figure 11 . No significant change in response is seen for the irradiated chip. Matching chip t o chip for this wafer is good enough to allow common thresholds without having to move thresholds higher in order to reduce noise hits. 
